% This file was created with JabRef 2.6.
% Encoding: Cp1252

@INPROCEEDINGS{4771801,
  author = {Bitirgen, R. and Ipek, E. and Martinez, J.F.},
  title = {Coordinated management of multiple interacting resources in chip
	multiprocessors: A machine learning approach},
  booktitle = {Microarchitecture, 2008. MICRO-41. 2008 41st IEEE/ACM International
	Symposium on},
  year = {2008},
  pages = {318 -329},
  month = {nov.},
  doi = {10.1109/MICRO.2008.4771801},
  file = {:D\:\\paper\\DVFS\\2008-MICRO-Ipek-machine_learning.pdf:PDF},
  issn = {1072-4451},
  keywords = {chip multiprocessors;coordinated management;global resource allocation;machine
	learning;microarchitectural resource;multiple interacting resources;open
	problem;resource management scheme;system-level performance objectives;learning
	(artificial intelligence);microprocessor chips;},
  owner = {jouyang},
  timestamp = {2011.07.04}
}

@INPROCEEDINGS{Chen:2006:RNE:1133981.1134004,
  author = {Chen, Guangyu and Li, Feihui and Kandemir, Mahmut and Irwin, Mary
	Jane},
  title = {Reducing NoC energy consumption through compiler-directed channel
	voltage scaling},
  booktitle = {Proceedings of the 2006 ACM SIGPLAN conference on Programming language
	design and implementation},
  year = {2006},
  series = {PLDI '06},
  pages = {193--203},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {1134004},
  doi = {http://doi.acm.org/10.1145/1133981.1134004},
  file = {:D\:\\paper\\DVFS\\Kandemir-Compiler_directed_DVFS_for_NoC.pdf:PDF},
  isbn = {1-59593-320-4},
  keywords = {compiler, energy, network-on-chip},
  location = {Ottawa, Ontario, Canada},
  numpages = {11},
  owner = {jouyang},
  timestamp = {2011.07.04},
  url = {http://doi.acm.org/10.1145/1133981.1134004}
}

@INPROCEEDINGS{Chen:2011:PCM:1995896.1995927,
  author = {Chen, Jian and John, Lizy Kurian},
  title = {Predictive coordination of multiple on-chip resources for chip multiprocessors},
  booktitle = {Proceedings of the international conference on Supercomputing},
  year = {2011},
  series = {ICS '11},
  pages = {192--201},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {1995927},
  doi = {http://doi.acm.org/10.1145/1995896.1995927},
  file = {:D\:\\paper\\DVFS\\ics135a-chen.pdf:PDF},
  isbn = {978-1-4503-0102-2},
  keywords = {microprocessor, performance modeling, program characteristics, resource
	management},
  location = {Tucson, Arizona, USA},
  numpages = {10},
  owner = {jouyang},
  timestamp = {2011.07.04},
  url = {http://doi.acm.org/10.1145/1995896.1995927}
}

@ARTICLE{1424213,
  author = {Hazucha, P. and Schrom, G. and Jaehong Hahn and Bloechel, B.A. and
	Hack, P. and Dermer, G.E. and Narendra, S. and Gardner, D. and Karnik,
	T. and De, V. and Borkar, S.},
  title = {A 233-MHz 80%-87% efficient four-phase DC-DC converter utilizing
	air-core inductors on package},
  journal = {Solid-State Circuits, IEEE Journal of},
  year = {2005},
  volume = {40},
  pages = { 838 - 845},
  number = {4},
  month = {april},
  doi = {10.1109/JSSC.2004.842837},
  file = {:D\:\\paper\\DVFS\\2005-JSSC-DC_DC_converter.pdf:PDF},
  issn = {0018-9200},
  keywords = { 0.3 A; 1.2 V; 100 to 317 MHz; 2.5 nF; 233 MHz; 500 mV; 9 V; 90 nm;
	CMOS technology; PMOS transistors; air-core inductors; capacitor
	size reduction; fast hysteretic control; four-phase DC-DC converter;
	four-phase topology; inductor size reduction; integrated buck dc-dc
	converter; output decoupling capacitor on-chip; peak-to-peak output
	noise; switching frequency;multi-Vcc microprocessors; CMOS integrated
	circuits; DC-DC power convertors; MOSFET; capacitors; inductors;},
  owner = {jouyang},
  timestamp = {2011.07.04}
}

@INPROCEEDINGS{5523152,
  author = {Huang, Y.S.C. and Chou, K.C.-K. and Chung-Ta King and Shau-Yin Tseng},
  title = {NTPT: On the end-to-end traffic prediction in the on-chip networks},
  booktitle = {Design Automation Conference (DAC), 2010 47th ACM/IEEE},
  year = {2010},
  pages = {449 -452},
  month = {june},
  file = {:D\:\\paper\\DVFS\\Yoshi-NTPT.pdf:PDF},
  issn = {0738-100X},
  keywords = {NoC management;chip multiprocessors;end-to-end traffic prediction;network
	traffic prediction table;on-chip interconnection network;on-chip
	memory subsystems;on-chip networks;power distribution;thermal distribution;multiprocessing
	systems;network-on-chip;power aware computing;},
  owner = {jouyang},
  timestamp = {2011.07.04}
}

@INPROCEEDINGS{4041859,
  author = {Canturk Isci and Alper Buyuktosunoglu and Chen-Yong Cher and Pradip
	Bose and Margaret Martonosi},
  title = {An Analysis of Efficient Multi-Core Global Power Management Policies:
	Maximizing Performance for a Given Power Budget},
  booktitle = {Microarchitecture, 2006. MICRO-39. 39th Annual IEEE/ACM International
	Symposium on},
  year = {2006},
  pages = {347 -358},
  month = {dec. },
  doi = {10.1109/MICRO.2006.8},
  file = {:D\:\\paper\\DVFS\\2006-MICRO-per_core_DVFS.pdf:PDF},
  issn = {1072-4451},
  keywords = {chip-level power budget;chip-level throughput performance;dynamic
	voltage-frequency scaling;multicore global power management policies;per-core
	DVFS knob;low-power electronics;microprocessor chips;power aware
	computing;},
  owner = {jouyang},
  timestamp = {2011.07.04}
}

@INPROCEEDINGS{4658633,
  author = {Wonyoung Kim and Gupta, M.S. and Gu-Yeon Wei and Brooks, D.},
  title = {System level analysis of fast, per-core DVFS using on-chip switching
	regulators},
  booktitle = {High Performance Computer Architecture, 2008. HPCA 2008. IEEE 14th
	International Symposium on},
  year = {2008},
  pages = {123 -134},
  month = {feb.},
  doi = {10.1109/HPCA.2008.4658633},
  file = {:D\:\\paper\\DVFS\\2008-HPCA-DBrooks-System_level_analysis_of_per_core_DVFS.pdf:PDF},
  issn = {1530-0897},
  keywords = {chip-multiprocessors;dynamic voltage and frequency scaling;fast per-core
	DVFS;multi-threaded workloads;nanosecond-scale voltage switching;on-chip
	switching regulators;system level analysis;voltage regulators;microprocessor
	chips;multi-threading;power aware computing;switching functions;voltage
	regulators;},
  owner = {jouyang},
  timestamp = {2011.07.04}
}

@INPROCEEDINGS{1598114,
  author = {Li, J. and Martinez, J.F.},
  title = {Dynamic power-performance adaptation of parallel computation on chip
	multiprocessors},
  booktitle = {High-Performance Computer Architecture, 2006. The Twelfth International
	Symposium on},
  year = {2006},
  pages = { 77 - 87},
  month = {feb.},
  doi = {10.1109/HPCA.2006.1598114},
  file = {:D\:\\paper\\DVFS\\2006-HPCA-Jian_Li-DVFS_of_CMP.pdf:PDF},
  issn = {1530-0897},
  keywords = { CMP; chip multiprocessors; dynamic power-performance adaptation;
	frequency scaling; parallel computation; power consumption; power-performance
	characteristics; voltage scaling; microprocessor chips; multiprocessing
	systems; optimisation; parallel processing; power consumption;},
  owner = {jouyang},
  timestamp = {2011.07.04}
}

@INPROCEEDINGS{5645461,
  author = {Mishra, A.K. and Srikantaiah, S. and Kandemir, M. and Das, C.R.},
  title = {CPM in CMPs: Coordinated Power Management in Chip-Multiprocessors},
  booktitle = {High Performance Computing, Networking, Storage and Analysis (SC),
	2010 International Conference for},
  year = {2010},
  pages = {1 -12},
  month = {nov.},
  doi = {10.1109/SC.2010.15},
  file = {:D\:\\paper\\DVFS\\Asit-CPM_in_CMP.pdf:PDF},
  keywords = {CMP;CPM;chip-multiprocessors;coordinated power management;dynamic
	voltage-frequency scaling;feedback-based control theoretic solution;multiple
	clock domain architectures;power consumption;voltage-frequency islands;microprocessor
	chips;power aware computing;},
  owner = {jouyang},
  timestamp = {2011.07.04}
}

@INPROCEEDINGS{Rangan:2009:TMF:1555754.1555793,
  author = {Rangan, Krishna K. and Wei, Gu-Yeon and Brooks, David},
  title = {Thread motion: fine-grained power management for multi-core systems},
  booktitle = {Proceedings of the 36th annual international symposium on Computer
	architecture},
  year = {2009},
  series = {ISCA '09},
  pages = {302--313},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {1555793},
  doi = {http://doi.acm.org/10.1145/1555754.1555793},
  file = {:D\:\\paper\\DVFS\\2009-ISCA-DBrooks-Thread_Motion.pdf:PDF},
  isbn = {978-1-60558-526-0},
  keywords = {dvfs, multi-core power management, thread motion},
  location = {Austin, TX, USA},
  numpages = {12},
  owner = {jouyang},
  timestamp = {2011.07.04},
  url = {http://doi.acm.org/10.1145/1555754.1555793}
}

@INPROCEEDINGS{5763278,
  author = {Jishen Zhao and Xiangyu Dong and Yuan Xie},
  title = {An energy-efficient 3D CMP design with fine-grained voltage scaling},
  booktitle = {Design, Automation Test in Europe Conference Exhibition (DATE), 2011},
  year = {2011},
  pages = {1 -4},
  month = {march},
  file = {:D\:\\paper\\DVFS\\zhao-date11.pdf:PDF},
  issn = {1530-1591},
  keywords = {DVFS;adaptive control;cache hierarchy;dynamic energy consumption;energy-efficient
	3D CMP design;fine-grained voltage scaling;leakage energy reduction;on-chip
	voltage regulators;microprocessor chips;power aware computing;},
  owner = {jouyang},
  timestamp = {2011.07.04}
}

@comment{jabref-meta: selector_publisher:}

@comment{jabref-meta: selector_author:}

@comment{jabref-meta: selector_journal:}

@comment{jabref-meta: selector_keywords:}

